

# Active matrix back planes for the control of large area X-ray imagers

D. Pribat and C. Cojocaru

Laboratoire de Physique des Interfaces et des Couches  
Minces

Ecole Polytechnique


91128, Palaiseau, France

## Outlook

- Introduction / General considerations
- Amorphous silicon flat panel imaging technology
- Need for pixel electronics. Limitations of a-Si
- Alternative large areas technologies
  - Polysilicon
  - Nanowires
- Summary and conclusion

## Solid state X-ray imagers

- c-Si based detectors
  - Linear arrays
    - Diodes
    - Microstrips
  - Two dimensional detectors
    - CCD: max surface  $\sim 8 \times 10 \text{ cm}^2$  (eg., CCD595, Fairchild Imaging)
    - CMOS: max surface  $\sim 17 \times 22 \text{ cm}^2$  (C7830-01, Hamamatsu)




Wafer Scale Integration  $\Rightarrow$  Yield?

- a-Si:H based detectors

# Active matrix flat panel X-ray imaging system


Immediate viewing  
Digital processing  
Image enhancement

Electronic storage  
Compactness  
No chemical waste/photo




# The two detection schemes

## Direct detection: photoconductor




X-rays  $\Rightarrow$  e-h pairs  $\Rightarrow$  q



## Indirect detection: p-i-n photodiode

X-rays  $\Rightarrow$  photons  $\Rightarrow$  e-h pairs  $\Rightarrow$  q

# Top view micrographs of individual pixels




**Indirect detection**


**Direct detection**

# General organisation of an active matrix detector

## Imaging array








## Pixel



## Why a-Si:H?

- a-Si:H TFTs represent a very mature technology
  - Used in AMLCDs (revenue of 48.5 G\$ in 2004)
  - 5 to 4 mask process for the active matrix
  - Processed on 1.870x2.200 m<sup>2</sup> mother plates (gen. 7)
  - Highly rad hard
- a-Si:H p-i-n photodiodes (indirect detection)
  - Well matched with CsI:TI (~ 550nm)
  - Sub- $\mu$ s response time  $\Rightarrow$  dynamic applications
  - Low dark current  $\Rightarrow$  low exposure level

# Advanced TFT process: down to 4 masks



## Why a-Si:H?


- a-Si:H TFTs represent a very mature technology
  - Used in AMLCDs (revenue of 48.5 G\$ in 2004)
  - 5 to 4 mask process for the active matrix
  - Processed on 1.870x2.200 m<sup>2</sup> mother plates (gen. 7)
  - Highly rad. hard
- a-Si:H p-i-n photodiodes (indirect detection)
  - Well matched with CsI:TI (~ 550nm)
  - Sub- $\mu$ s response time  $\Rightarrow$  dynamic applications
  - Low dark current  $\Rightarrow$  low exposure level

# Evolution of PECVD systems (TFT stack deposition)


AKT-3500 PECVD (Gen 3)




AKT-40K PECVD (Gen 7)



# Recent evolution of LCD panel prices



# Street price of 15" TFT-LCD displays



15" LCD Price	\$286	\$299	\$317	\$330	\$334	\$346	\$354	\$342	\$359	\$357	\$356	\$344	\$307	\$289	\$312	\$262	\$253
15" LCD/17" CRT ASP Difference	\$149	\$168	\$171	\$183	\$189	\$201	\$211	\$207	\$228	\$218	\$208	\$195	\$164	\$145	\$167	\$127	\$118
15" LCD/17" CRT Price Ratio	2.1	2.2	2.1	2.2	2.3	2.4	2.5	2.5	2.7	2.6	2.4	2.3	2.1	2.0	2.2	2.0	1.9

## Why a-Si:H?

- a-Si:H TFTs represent a very mature technology
  - Used in AMLCDs (revenue of 48.5 G\$ in 2004)
  - 5 to 4 mask process for the active matrix
  - Processed on 1.870x2.200 m<sup>2</sup> mother plates (gen. 7)
  - Highly rad. hard
- a-Si:H p-i-n photodiodes (indirect detection)
  - Well matched with CsI:TI (~ 550nm)
  - Sub- $\mu$ s response time  $\Rightarrow$  dynamic applications
  - Low dark current  $\Rightarrow$  low exposure level

## Some requirements for medical imaging

	<b>Radiography</b>	<b>Mammography</b>	<b>Fluoroscopy</b>
Imager size (cm)	35 x 43	18 x 24	25 x 25
Pixel area ( $\mu\text{m}^2$ )	150 x 150	50 x 50	250 x 250
Pixel count	1750 x 2150	3600 x 4800	1000 x 1000
Image readout time (s)	< 5	< 5	33 ms/frame
X-ray spectrum (kVp)	120	30	80
Exposure range (mR)	0.03 – 3	0.6 – 240	0.0001 – 0.01

## Some limitations of active matrix imagers


**Charge must be transferred through long data line:**

⇒ **Column capacitance limits noise performance of charge amplifiers**

⇒ **Coupling introduces pick-up noise**

**Thermal noise in the pixel TFT:**

⇒  **$(kTC_{ST})^{1/2}$  noise ~ 500 e-rms**





**Challenge for fluoroscopy**  
(~ 1000 electrons for a-Se photocond)

**Increase SNR:**



- High pixel fill factor
- Pixel amplification

# Pixel amplification

Source follower circuit




# Charge gain for pixel amplification (a-Si:H TFTs)



OK for fluoroscopy  
but signal saturation  
for radiography!!

# High dynamic range pixels



**Conclusion:  
Need for pixel circuitry!!**



## a-Si drawbacks for circuits

### Metastability

#### Poor transport properties

- ⇒ large TFTs
- ⇒ parasitic effects
- ⇒ Small fill factor. Need for stacked sensor structure

# a-Si:H drawbacks for circuits




OK if low duty cycle

## a-Si drawbacks for circuits

Metastability

Poor transport properties


- ⇒ Large TFTs
- ⇒ Parasitic effects ⇒ Noise increase
- ⇒ Small fill factor. Need for stacked sensor structure



Alternative technologies

- Poly-Si
- Si Nanowires

# The various crystallisation processes for Si on glass



SPC: high noise level TFTs due to carrier number fluctuations.  
Corradetti, APL, **67**, 1730 (1995)



# Crystallisation of a-Si: pulsed laser system with line beam optics

$$L = (D\tau)^{1/2}$$

$$D = \kappa/\rho C_p$$

$L \sim 100$  nm in  $\text{SiO}_2$ ,  
for  $\tau \sim 25$  ns




***XeCl, 308 nm, 50Hz***



**Top-hat energy profile**

**Largest line beam  
(Microlas):  
350 mm X 250  $\mu\text{m}$**


# Why pulsed laser?




## Poly-Si pros and cons

- High mobility TFTs ( $\mu_n \sim 350 \text{ cm}^2/\text{Vs}$ .  $\mu_p \sim 150 \text{ cm}^2/\text{Vs}$ )
- Low noise level TFTs (Carluccio, APL 71, 578,1997)
- Low  $V_{th}$
- Self-aligned TFTs
  
- BUT:
  - Complex, small process window for high quality TFTs
  - $V_{th}$  dispersion (grain size uniformity)
  - Surface roughness (reliability)
  - Non stabilised technology
  - Niche applications in displays so far, although studied for 2 decades

# Grain size as a function of laser energy density (1)




**$E = 360 \text{ mJ/cm}^2$**




**$E = 400 \text{ mJ/cm}^2$**

500 nm




**$E = 430 \text{ mJ/cm}^2$**



**$E = 470 \text{ mJ/cm}^2$**

# Grain size as a function of laser energy density (2)




## Poly-Si pros and cons

- High mobility TFTs ( $\mu_n \sim 350 \text{ cm}^2/\text{Vs}$ .  $\mu_p \sim 150 \text{ cm}^2/\text{Vs}$ )
- Low noise level TFTs (Carluccio, APL 71, 578, 1997)
- Low  $V_{th}$
- **BUT:**
  - Complex, small process window
  - $V_{th}$  dispersion (grain size uniformity)
  - Surface roughness (reliability)
  - Non stabilised technology
  - Niche applications in displays so far, although studied for 2 decades



## Semiconductor nanowires

- Si nanowires studied for CMOS replacement.
- However:
  - They can be grown at low to moderate T,
  - No need for refractory substrate,
  - No need for monocrystalline substrate.





Interest for displays and imagers!!

# Principle of the VLS Growth method: Synthesis of NWs




# VLS growth of Si $\mu$ -wire arrays

$T \sim 550^\circ\text{C}$   
 $\text{SiH}_4 + \text{H}_2$




15  $\mu\text{m}$




7.5  $\mu\text{m}$

# Si NanoWire FET




$\mu \sim 1350 \text{ cm}^2/\text{Vs}$   
Lieber, *Nano Lett.*, 2003




## Challenges with nanowires


- How to manipulate NWs?
- How to organise them?
- Controlled doping





# Template synthesis and structuring of nanomaterials (NWs and CNTs)





Polycarbonate membrane (random order)




Wade & Wegrowe, *Europ. Phys. J. Appl. Phys.* 2005





# Anodic alumina membranes: self-organisation at nanometric scale









Pore Diameter (nm)	Voltage	Temperature (°C)	Electrolyte
5-8	15	10	10% H <sub>2</sub> SO <sub>4</sub>
30	40	20	3% Oxalic acid
150	130	7	10% H <sub>3</sub> PO <sub>4</sub>
22	27	2	3 M H <sub>2</sub> SO <sub>4</sub>
28.6			
45	40	0	0.2 M Oxalic acid
70	30-60	1	0.3 M Oxalic acid,
35	18-25	1	20% H <sub>2</sub> SO <sub>4</sub>
40-50			Oxalic acid
10-15			H <sub>2</sub> SO <sub>4</sub>
33	40	15	0.2 M Oxalic acid
10	15		15% H <sub>2</sub> SO <sub>4</sub>
50	45		0.3 M Oxalic acid
35	40	12	0.3 M Oxalic acid
33	25	10	1.7% H <sub>2</sub> SO <sub>4</sub> (0.3 M)
67	40	1	0.3 M Oxalic acid (2.7%)
267	160	3	10% H <sub>3</sub> PO <sub>4</sub>






# Template growth of Si NWs



# Si NWs in porous $\text{Al}_2\text{O}_3$




# Template-grown nanostructures: OK for two-terminal devices



Wade & Wegrowe, *Europ. Phys. J. Appl. Phys.* 2005


# Template growth in lateral porous anodic $\text{Al}_2\text{O}_3$ films




# Template growth in lateral porous anodic $\text{Al}_2\text{O}_3$ films




a)



b)








c)





d)

# SEM characterisations of lateral $\text{Al}_2\text{O}_3$ membranes





# TEM characterisations of lateral $\text{Al}_2\text{O}_3$ membranes (1)




The red bars represent 3.5 nm


# TEM characterisations of lateral membranes (2)



# Transistor fabrication with sequential doping




# Array with a 5-mask process (1)




Mask # 1  
Al etching

# Array with a 5-mask process (2)




$\text{SiO}_2$  deposition  
+  
Mask # 2  
+  
Anodic oxidation  
+  
Catalyst electrodepos.


# Array with a 5-mask process (3)




$\text{SiH}_4 + \text{B}_2\text{H}_6, \text{PH}_3$



$\text{SiH}_4$




$\text{SiH}_4 + \text{B}_2\text{H}_6, \text{PH}_3$




TFT realisation  
in one pump down

# Array with a 5-mask process (4)




# Array with a 5-mask process (5)




# Array with a 5-mask process (6)

Metal 2 deposition (lower capacitance electrode) + etching (mask # 5)



# Array with a 5-mask process (7)



## Conclusions

- a-Si:H-based imagers present a number of advantages
  - Large size, high resolution, high image quality
  - Electronic picture handling
  - Compactness
  - Synergy with AMLCD industry (equipment, technologies...)
  - ....
- Need for added pixel complexity
  - a-Si:H limitations
- Alternative technologies
  - Poly-Si: complex (laser), not mature. Niche applications in displays
  - Si NWs: simple, only CVD. Currently being developed

